

Fig. 1

200




Fig. 2a

210




Fig. 2b




Fig. 3

Processor Fetches Instruction from Instruction Memory Based on Processor Program Counter

Processor Forms a 64 Bit Descriptor Concatenating Bits 63:32 of Register S (rS) with Bits 31:0 of Register T (rT)

Processor Constructs System Bus Address Using Device Address Provided in the Instruction

Processor Initiates a System Bus Operation to Write the Descriptor to the Device and Requests that the Device Provide a Read Word Response to an Identified Processor

Device Places Read Word on System Bus Along with a Processor Identifier

Bus Controller Receives Read Word Response From System Bus

Processor Writes Read Word to rD Register

0000000000000000000000000000000000000000000000000000000000000000

Fig. 4




Fig. 5

09591540-09592000




Fig. 6